//usr/include/drm
29 items
NAME ↑ SIZE MODIFIED PERMS ACTIONS
.. / Parent Directory
amdgpu_drm.h — 40.12 KB
2026-05-19 19:43 · rw-r--r--
40.12 KB 2026-05-19 19:43 rw-r--r--
amdxdna_accel.h — 13.22 KB
2026-05-19 19:43 · rw-r--r--
13.22 KB 2026-05-19 19:43 rw-r--r--
armada_drm.h — 1.18 KB
2026-05-19 19:43 · rw-r--r--
1.18 KB 2026-05-19 19:43 rw-r--r--
drm.h — 45.06 KB
2026-05-19 19:43 · rw-r--r--
45.06 KB 2026-05-19 19:43 rw-r--r--
drm_fourcc.h — 70.38 KB
2026-05-19 19:43 · rw-r--r--
70.38 KB 2026-05-19 19:43 rw-r--r--
drm_mode.h — 40.36 KB
2026-05-19 19:43 · rw-r--r--
40.36 KB 2026-05-19 19:43 rw-r--r--
drm_sarea.h — 2.72 KB
2026-05-19 19:43 · rw-r--r--
2.72 KB 2026-05-19 19:43 rw-r--r--
etnaviv_drm.h — 11.71 KB
2026-05-19 19:43 · rw-r--r--
11.71 KB 2026-05-19 19:43 rw-r--r--
exynos_drm.h — 10.87 KB
2026-05-19 19:43 · rw-r--r--
10.87 KB 2026-05-19 19:43 rw-r--r--
habanalabs_accel.h — 79.61 KB
2026-05-19 19:43 · rw-r--r--
79.61 KB 2026-05-19 19:43 rw-r--r--
i915_drm.h — 128.65 KB
2026-05-19 19:43 · rw-r--r--
128.65 KB 2026-05-19 19:43 rw-r--r--
ivpu_accel.h — 14.09 KB
2026-05-19 19:43 · rw-r--r--
14.09 KB 2026-05-19 19:43 rw-r--r--
lima_drm.h — 4.93 KB
2026-05-19 19:43 · rw-r--r--
4.93 KB 2026-05-19 19:43 rw-r--r--
msm_drm.h — 16.37 KB
2026-05-19 19:43 · rw-r--r--
16.37 KB 2026-05-19 19:43 rw-r--r--
nouveau_drm.h — 14.72 KB
2026-05-19 19:43 · rw-r--r--
14.72 KB 2026-05-19 19:43 rw-r--r--
omap_drm.h — 3.93 KB
2026-05-19 19:43 · rw-r--r--
3.93 KB 2026-05-19 19:43 rw-r--r--
panfrost_drm.h — 8.38 KB
2026-05-19 19:43 · rw-r--r--
8.38 KB 2026-05-19 19:43 rw-r--r--
panthor_drm.h — 28.95 KB
2026-05-19 19:43 · rw-r--r--
28.95 KB 2026-05-19 19:43 rw-r--r--
pvr_drm.h — 39.22 KB
2026-05-19 19:43 · rw-r--r--
39.22 KB 2026-05-19 19:43 rw-r--r--
qaic_accel.h — 11.79 KB
2026-05-19 19:43 · rw-r--r--
11.79 KB 2026-05-19 19:43 rw-r--r--
qxl_drm.h — 4.03 KB
2026-05-19 19:43 · rw-r--r--
4.03 KB 2026-05-19 19:43 rw-r--r--
radeon_drm.h — 37.34 KB
2026-05-19 19:43 · rw-r--r--
37.34 KB 2026-05-19 19:43 rw-r--r--
tegra_drm.h — 21.13 KB
2026-05-19 19:43 · rw-r--r--
21.13 KB 2026-05-19 19:43 rw-r--r--
v3d_drm.h — 23.73 KB
2026-05-19 19:43 · rw-r--r--
23.73 KB 2026-05-19 19:43 rw-r--r--
vc4_drm.h — 14.12 KB
2026-05-19 19:43 · rw-r--r--
14.12 KB 2026-05-19 19:43 rw-r--r--
vgem_drm.h — 1.92 KB
2026-05-19 19:43 · rw-r--r--
1.92 KB 2026-05-19 19:43 rw-r--r--
virtgpu_drm.h — 7.66 KB
2026-05-19 19:43 · rw-r--r--
7.66 KB 2026-05-19 19:43 rw-r--r--
vmwgfx_drm.h — 36.73 KB
2026-05-19 19:43 · rw-r--r--
36.73 KB 2026-05-19 19:43 rw-r--r--
xe_drm.h — 67.37 KB
2026-05-19 19:43 · rw-r--r--
67.37 KB 2026-05-19 19:43 rw-r--r--
ONLINE
drm
29 items
00:07:04
TERMINAL FM
NAVIGATION
ACTIONS
SELECTION
Edit
Preview
Download
Rename
Copy
Chmod
Delete
/* * Copyright 2016 Intel Corporation * All Rights Reserved. * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the * "Software"), to deal in the Software without restriction, including * without limitation the rights to use, copy, modify, merge, publish, * distribute, sub license, and/or sell copies of the Software, and to * permit persons to whom the Software is furnished to do so, subject to * the following conditions: * * The above copyright notice and this permission notice (including the * next paragraph) shall be included in all copies or substantial portions * of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. * */ #ifndef _VGEM_DRM_H_ #define _VGEM_DRM_H_ #include "drm.h" #if defined(__cplusplus) extern "C" { #endif /* Please note that modifications to all structs defined here are * subject to backwards-compatibility constraints. */ #define DRM_VGEM_FENCE_ATTACH 0x1 #define DRM_VGEM_FENCE_SIGNAL 0x2 #define DRM_IOCTL_VGEM_FENCE_ATTACH DRM_IOWR( DRM_COMMAND_BASE + DRM_VGEM_FENCE_ATTACH, struct drm_vgem_fence_attach) #define DRM_IOCTL_VGEM_FENCE_SIGNAL DRM_IOW( DRM_COMMAND_BASE + DRM_VGEM_FENCE_SIGNAL, struct drm_vgem_fence_signal) struct drm_vgem_fence_attach { __u32 handle; __u32 flags; #define VGEM_FENCE_WRITE 0x1 __u32 out_fence; __u32 pad; }; struct drm_vgem_fence_signal { __u32 fence; __u32 flags; }; #if defined(__cplusplus) } #endif #endif /* _VGEM_DRM_H_ */